D Flip-Flop

The D flip-flop shown in Figure is a modification of the clocked SR flip-flop. The D input goes directly into the S input and the complement of the D input goes to the R input. The D input is sampled during the occurrence of a clock pulse. If it is 1, the flip-flop is switched to the set state (unless it was already set). If it is 0, the flip-flop switches to the clear state.

Logic Symbol of D Flip flop

Logic Symbol of D Flipflop



Logic diagram of D Flipflop

Logic diagram of D Flipflop 


Q
D
Q(t+1)
0
0
0
0
1
1
1
0
0
1
1
1

Transition Truth table of D Flipflop

Comments

Popular posts from this blog

JK Flip-Flop

T Flip flop