Contact Us

For Any Queries related to Website please contact on

ssec(AT)gmail(DOT)com

Comments

Post a Comment

Popular posts from this blog

D Flip-Flop

Image
The D flip-flop shown in Figure is a modification of the clocked SR flip-flop. The D input goes directly into the S input and the complement of the D input goes to the R input. The D input is sampled during the occurrence of a clock pulse. If it is 1, the flip-flop is switched to the set state (unless it was already set). If it is 0, the flip-flop switches to the clear state. Logic Symbol of D Flipflop Logic diagram of D Flipflop  Q D Q(t+1) 0 0 0 0 1 1 1 0 0 1 1 1 Transition Truth table of D Flipflop
Read more

Advantages of digital systems over analog systems

Image
Advantages of digital systems over analog systems Digital systems are used extensively in computation and data processing, control systems, communications and measurement. Following are the advantages of digital systems over analog systems: Digital systems are easier to design. Information storage is easy. Accuracy and precision are greater. Digital systems are more versatile. Less affected by noise. Can be fabricated on IC chips. Reliability is more.
Read more

SR Flip-Flop Circuit

Image
Basic Flip-Flop Circuit:  A flipflop circuit can be constructed from two NAND gates or two NOR gates. These flip-flops are shown in Figure 4.18 and 4.19. Each flip-flop has two outputs, Q and Q' and two inputs, set and reset. This type of flip-flop is referred to as an SR flipflop or SR latch. The flipflop in Figure  has two useful states. When Q=1 and Q'=0, it is in the set state (or 1-state). When Q=0 and Q'=1, it is in the clear state (or 0-state). The outputs Q and Q' are complements of each other and are referred to as the normal and complement outputs, respectively. The binary state of the flip-flop is taken to be the value of the normal output. Logic diagram of SR Flipflop using NAND gates When a 1 is applied to both the set and reset inputs of the flip-flop in Figure , both Q and Q' outputs go to 0. This condition violates the fact that both outputs are complements of each other. In normal operation this condition must be avoided by making sure th...
Read more