Contact Us

For Any Queries related to Website please contact on

ssec(AT)gmail(DOT)com

Comments

Post a Comment

Popular posts from this blog

D Flip-Flop

Image
The D flip-flop shown in Figure is a modification of the clocked SR flip-flop. The D input goes directly into the S input and the complement of the D input goes to the R input. The D input is sampled during the occurrence of a clock pulse. If it is 1, the flip-flop is switched to the set state (unless it was already set). If it is 0, the flip-flop switches to the clear state. Logic Symbol of D Flipflop Logic diagram of D Flipflop  Q D Q(t+1) 0 0 0 0 1 1 1 0 0 1 1 1 Transition Truth table of D Flipflop
Read more

Advantages of digital systems over analog systems

Image
Advantages of digital systems over analog systems Digital systems are used extensively in computation and data processing, control systems, communications and measurement. Following are the advantages of digital systems over analog systems: Digital systems are easier to design. Information storage is easy. Accuracy and precision are greater. Digital systems are more versatile. Less affected by noise. Can be fabricated on IC chips. Reliability is more.
Read more

JK Flip-Flop

Image
A JK flipflop is a refinement of the SR flipflop, in which the indeterminate state of the SR type is defined in the JK type. Inputs J and K behave like inputs S and R to set and clear the flipflop (note that in a JK flipflop, the letter J is for set and the letter K is for clear). When logic 1 inputs are applied to both J and K simultaneously, the flip-flop switches to its complement state, ie., if Q=1, it switches to Q=0 and vice versa. Logic symbol of JK Flipflop A clocked JK flip-flop is shown in Figure. Output Q is ANDed with K and CP input so that the flipflop is cleared during a clock pulse only if Q was previously 1. Similarly, output Q' is ANDed with J and CP input so that the flip-flop is set with a clock pulse only if Q' was previously 1. Note that because of the feedback connection in the JK flipflop, a CP signal which remains a 1 (while J=K=1) after the outputs have been complemented once will cause repeated and continuous transitions of the outputs. To av...
Read more